

# LMP8270, LMP8275

## High Common Mode, Gain of 20, Precision Voltage Difference Amplifiers

### General Description

The LMP™8270, LMP8275 are fixed gain differential amplifiers with a -2V to 27V input common mode voltage range and a supply voltage range of 4.5V to 5.5V. The LMP8270, LMP8275 are precision amplifiers which will detect, amplify and filter small differential signals in the presence of high common mode voltages. The gain is fixed at 20 and is adequate to drive an ADC to full scale in most cases. The LMP8270, LMP8275 have a preamplifier with a fixed gain of 10 and an amplifier with a fixed gain of 2, achieving overall fixed gain of 20. The internal signal path between these two stages is brought out on two pins, A1 and A2, which provide a connection for a filter network.

The LMP8270, LMP8275 will function with reduced specifications over the extended common mode input voltage range of -5 to 36 Volts. This feature makes the device suitable for applications with load dump in automotive systems.

### Features


- Typical Values, TA = 25°C
- Input Offset Voltage 1mV max
- TCVo (LMP8270) 15µV/°C max
- TCVo (LMP8275) 30µV/°C max
- CMRR 80dB Min
- Extended CMVR -5V to 36V
- Output Voltage Swing Rail to Rail
- Bandwidth 80KHz
- Operating Temperature Range (Ambient) -40°C to 125°C
- Operating Temperature Range (bare die) -40°C to 150°C
- Supply Voltage 4.5V to 5.5V
- Supply Current 1mA

### Applications

- Fuel Injection Control
- Low Side Driver Configuration Current Sensing
- Power Management Systems

### Typical Application

Typical Application: Low side Current Sensing



LMP™ is a trademark of National Semiconductor Corporation.

LMP8270, LMP8275 High Common Mode, Gain of 20, Precision Voltage Difference Amplifiers

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	
For input pins only	±4000V
For All other pins	±2000V
Machine Model	200V
Supply Voltage ( $V_S$ - GND)	5.75V

CMVR Continuous	-5 to 42 Volts
Transient (300 ms)	-TBD to 45 Volts
Storage Temperature Range	-65°C to +150°C

Junction Temperature (Note 3)	+150°C MAX
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp. (10 sec)	260°C

## Operating Ratings (Note 1)

Temperature Range (Note 3)	
Packaged devices (Note 3)	-40°C to +125°C
Bare Die Junction Temperature (Note 3)	-40°C to +150°C
Supply Voltage ( $V_S$ - GND)	4.5V to 5.5V
Package Thermal Resistance ( $\theta_{JA}$ (Note 3))	
8-Pin SOIC	190°C/W

## 5V Electrical Characteristics (Note 7)

Unless otherwise specified, all limits guaranteed for  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ , GND = 0,  $-2\text{V} \leq V_{CM} \leq 27\text{V}$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
$V_{OS}$	Input Offset Voltage	$V_{CM} = V_S/2$		±0.25	1.0	mV
TC $V_{OS}$	Input Offset Voltage Drift	LMP8270		±6	<b>±15</b>	$\mu\text{V}/^\circ\text{C}$
TC $V_{OS}$	Input Offset Voltage Drift	LMP8275		±6	<b>±30</b>	$\mu\text{V}/^\circ\text{C}$
A2 $I_B$	Input Bias Current of A2	(Note 5)			<b>±20</b>	$\mu\text{A}$
$I_S$	Supply Current		0.6 <b>TBD</b>	1.0	1.2 <b>TBD</b>	mA
$R_{CM}$	Input impedance Common Mode		<b>160</b>	200	<b>240</b>	K $\Omega$
$R_{DM}$	Input impedance Differential Mode		<b>320</b>	400	<b>480</b>	K $\Omega$
CMVR	Input Common-Mode Voltage Range	Continuous	<b>-2</b>		<b>+27</b>	V
ECMVR	Extended Common-Mode Voltage Range		-5		36	V
DC CMRR	DC Common Mode Rejection Ratio	$-2\text{V} \leq V_{CM} \leq 27\text{V}$ $-5\text{V} \leq V_{CM} \leq 36\text{V}$	<b>80</b> <b>80</b>			dB
AC CMRR	AC Common Mode Rejection Ratio	$-2\text{V} \leq V_{CM} \leq 27\text{V}$ f = 1KHz $-2\text{V} \leq V_{CM} \leq 27\text{V}$ f = 10KHz	TBD TBD			dB
PSRR	Power Supply Rejection Ratio	$4.5\text{V} \leq V_S \leq 5.5\text{V}$	TBD <b>TBD</b>			dB
$R_{F-INT}$	Filter Resistor		<b>97</b>	100	<b>103</b>	K $\Omega$
TC $R_{F-INT}$	Filter Resistor Drift			TBD		ppm/ $^\circ\text{C}$
$A_V$	Total Gain			20		V/V
	Gain Error				±1	%
	Gain Drift				<b>±25</b>	ppm/ $^\circ\text{C}$
A1 $V_{OUT}$	A1 Output Voltage Swing	$R_L = 100\text{K}\Omega$ on Output	VOL VOH		<b>0.01</b> <b>4.80</b>	Volts
A2 $V_{OUT}$	A2 Output Voltage Swing	$R_L = 100\text{K}\Omega$ on Output	VOL VOH		<b>0.01</b> <b>4.80</b>	Volts
SR	Slew Rate (Note 6)			0.7		V/ $\mu\text{s}$
BW	Bandwidth			80		KHz

## 5V Electrical Characteristics (Note 7) (Continued)

Unless otherwise specified, all limits guaranteed for  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $\text{GND} = 0$ ,  $-2\text{V} \leq V_{\text{CM}} \leq 27\text{V}$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
Noise	0.1Hz to 10Hz			TBD		$\mu\text{Vpp}$
	Spectral Density			TBD		$\text{nV}/\sqrt{\text{Hz}}$

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

**Note 2:** Human body model, 1.5 k $\Omega$  in series with 100 pF. Machine model: 0 $\Omega$  in series with 200 pF.

**Note 3:** The maximum power dissipation is a function of  $T_{\text{J(MAX)}}$ ,  $\theta_{\text{JA}}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{\text{J(MAX)}} - T_A) / \theta_{\text{JA}}$ . All numbers apply for packages soldered directly onto a PC board.


**Note 4:** Typical values represent the most likely parametric norm.

**Note 5:** Positive current corresponds to current flowing into the device.

**Note 6:** Slew rate is the average of the rising and falling slew rates.

**Note 7:** Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

## Connection Diagram



## Application Note

The LMP8270, LMP8275 are single supply amplifiers with a fixed gain of 20 and an extended common mode voltage range of -5V to 36V. The fixed gain is achieved in two separate stages, a pre-amplifier with gain of +10 and a second stage amplifier with gain of +2. A block diagram of the LMP8270, LMP8275 is shown in Figure 1.




FIGURE 1.

The overall offset of the LMP8270, LMP8275 is minimized by trimming amplifier A1. This is done so that the output referred offset of A1 cancels the input referred offset of A2 or  $10V_{\text{OS1}} = -V_{\text{OS2}}$

Because of this offset voltage relationship, the offset of each individual amplifier stage maybe more than the limit specified for the overall system in the datasheet tables. Care must be given when pin 3 and 4, A1 and A2, are connected to each other. If the signal going from A1 to A2 is amplified or attenuated (by use of amplifiers and resistors), the overall LMP8270, LMP8275 offset will be affected as a result. Filtering the signal between A1 and A2 or simply connecting the two pins will not change the offset of the LMP8270, LMP8275.

Referencing input referred offset voltages, the following relationship holds:

$$\frac{(10V_{\text{OS1}}) + (V_{\text{OS2}})}{10} = V_{\text{OS}}(\text{LMP8270, LMP8275})$$

If the signal on pin 3 is scaled, attenuated or amplified, by a factor **X**, then the offset of the overall system will become:

**Application Note** (Continued)

$$\frac{(10V_{OS1}) \cdot (X) + (V_{OS2})}{10} = V_{OS}(\text{LMP8270, LMP8275})$$

This represents a value that the LMP8270, LMP8275 have not been optimized and trimmed for and may very well be above the limits indicated in the electrical characteristics tables.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at [www.national.com](http://www.national.com).

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



**National Semiconductor**  
**Americas Customer**  
**Support Center**  
 Email: [new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
 Tel: 1-800-272-9959

**National Semiconductor**  
**Europe Customer Support Center**  
 Fax: +49 (0) 180-530 85 86  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
 Deutsch Tel: +49 (0) 69 9508 6208  
 English Tel: +44 (0) 870 24 0 2171  
 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor**  
**Asia Pacific Customer**  
**Support Center**  
 Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor**  
**Japan Customer Support Center**  
 Fax: 81-3-5639-7507  
 Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
 Tel: 81-3-5639-7560