

FEATURES

- **Single Power Supply Operation**

- Low voltage range: 4.5 V - 5.5 V

- **Memory Organization**

- Pm39F010: 128K x 8 (1 Mbit)
- Pm39F020: 256K x 8 (2 Mbit)
- Pm39F040: 512K x 8 (4 Mbit)

- **High Performance Read**

- 55/70 ns access time

- **Cost Effective Sector/Block Architecture**

- Uniform 4 Kbyte sectors
- Uniform 64 Kbyte blocks (sector-group)

- **Data# Polling and Toggle Bit Features**

- **Hardware Data Protection**

- **Automatic Erase and Byte Program**

- Typical 16 µs/byte programming time
- Typical 55 ms sector/block/chip erase time

- **Low Power Consumption**

- Typical 8 mA active read current
- Typical 9 mA program/erase current
- Typical 0.5 µA CMOS standby current

- **High Product Endurance**

- Guarantee 100,000 program/erase cycles per single sector (preliminary)
- Minimum 20 years data retention

- **Industrial Standard Pin-out and Packaging**

- 32-pin Plastic DIP
 - 32-pin PLCC
 - 32-pin VSOP (TSOP 8mm x 14mm)
 - Optional lead-free (Pb-free) packages
-

GENERAL DESCRIPTION


The Pm39F010/020/040 are 1 Mbit/2 Mbit/4 Mbit 5.0 Volt-only Flash Memories. These devices are designed to use a single low voltage, range from 4.5 Volt to 5.5 Volt, power supply to perform read, erase and program operations. The 12.0 Volt V_{PP} power supply for program and erase operations are not required. The devices can be programmed in standard EPROM programmers as well.

The memory arrays of Pm39F010/020/040 are divided into uniform 4 Kbyte sectors or uniform 64 Kbyte blocks (sector group - consists of sixteen adjacent sectors). The sector or block erase feature allows users to flexibly erase an memory area as small as 4 Kbyte or as large as 64 Kbyte by one single erase operation without affecting the data in others. The chip erase feature allows the whole memory array to be erased in one single erase operation. The devices can be programmed on a byte-by-byte basis after performing the erase operation.


The devices have a standard microprocessor interface as well as a JEDEC standard pin-out/command set. The program operation is executed by issuing the program command code into command register. The internal control logic automatically handles the programming voltage ramp-up and timing. The erase operation is executed by issuing the chip erase, block, or sector erase command code into command register. The internal control logic automatically handles the erase voltage ramp-up and timing. The preprogramming on the array which has not been programmed is not required before an erase operation. The devices offer Data# Polling and Toggle Bit functions, the progress or completion of program and erase operations can be detected by reading the Data# Polling on I/O7 or the Toggle Bit on I/O6.

The Pm39F010/020/040 are manufactured on PMC's advanced nonvolatile CMOS technology, P-FLASH™. The devices are offered in 32-pin PDIP, PLCC and VSOP packages with access time of 55 and 70 ns.

CONNECTION DIAGRAMS



32-Pin PLCC




32-Pin VSOP


CONNECTION DIAGRAMS (CONTINUED)

| 39F040 | 39F020 | 39F010 | | 39F010 | 39F020 | 39F040 |
|--------|--------|--------|----|--------|--------|--------|
| A18 | NC | NC | 1 | 32 | Vcc | Vcc |
| A16 | A16 | A16 | 2 | 31 | WE# | WE# |
| A15 | A15 | A15 | 3 | 30 | NC | A17 |
| A12 | A12 | A12 | 4 | 29 | A14 | A14 |
| A7 | A7 | A7 | 5 | 28 | A13 | A13 |
| A6 | A6 | A6 | 6 | 27 | A8 | A8 |
| A5 | A5 | A5 | 7 | 26 | A9 | A9 |
| A4 | A4 | A4 | 8 | 25 | A11 | A11 |
| A3 | A3 | A3 | 9 | 24 | OE# | OE# |
| A2 | A2 | A2 | 10 | 23 | A10 | A10 |
| A1 | A1 | A1 | 11 | 22 | CE# | CE# |
| A0 | A0 | A0 | 12 | 21 | I/O7 | I/O7 |
| I/O0 | I/O0 | I/O0 | 13 | 20 | I/O6 | I/O6 |
| I/O1 | I/O1 | I/O1 | 14 | 19 | I/O5 | I/O5 |
| I/O2 | I/O2 | I/O2 | 15 | 18 | I/O4 | I/O4 |
| GND | GND | GND | 16 | 17 | I/O3 | I/O3 |

32-Pin PDIP

LOGIC SYMBOL

Note: A_{MS} is the most significant address where $A_{MS} = A16$ for Pm39F010, $A17$ for Pm39F020, and $A18$ for Pm39F040.

PRODUCT ORDERING INFORMATION**Environmental Attribute**

E = Lead-free (Pb-free) Package
Blank = Standard Package

Temperature Range

C = Commercial (0°C to +85°C)

Package Type

J = 32-pin Plastic J-Leaded Chip Carrier (32J)
V = 32-pin Thin Small Outline Package (32V)
P = 32-pin Plastic DIP (32P)

Speed Option

- 70 = 70ns
- 55 = 55ns

PMC Device Number

Pm39F010 (1 Mbit)
Pm39F020 (2 Mbit)
Pm39F040 (4 Mbit)

| Part Number | tACC(ns) | Package | Temperature Range |
|----------------|----------|---------|-------------------------------|
| Pm39F010-55JCE | 55 | 32J | Commercial (0°C to + 85°C) |
| Pm39F010-55PCE | | 32P | |
| Pm39F010-55VCE | | 32V | |
| Pm39F010-70JCE | 70 | 32J | Commercial (0°C to + 85°C) |
| Pm39F010-70JC | | 32P | |
| Pm39F010-70PCE | | 32V | |
| Pm39F010-70PC | 55 | 32J | Commercial (0°C to + 85°C) |
| Pm39F010-70VCE | | 32P | |
| Pm39F010-70VC | | 32V | |
| Pm39F020-55JCE | 55 | 32J | Commercial (0°C to + 85°C) |
| Pm39F020-55PCE | | 32P | |
| Pm39F020-55VCE | | 32V | |
| Pm39F020-70JCE | 70 | 32J | Commercial (0°C to + 85°C) |
| Pm39F020-70JC | | 32P | |
| Pm39F020-70PCE | | 32V | |
| Pm39F020-70PC | 70 | 32J | Commercial (0°C to + 85°C) |
| Pm39F020-70VCE | | 32P | |
| Pm39F020-70VC | | 32V | |
| Pm39F040-55JCE | 55 | 32J | Commercial (0°C to + 85°C) |
| Pm39F040-55PCE | | 32P | |
| Pm39F040-55VCE | | 32V | |
| Pm39F040-70JCE | 70 | 32J | Commercial (0°C to + 85°C) |
| Pm39F040-70JC | | 32P | |
| Pm39F040-70PCE | | 32V | |
| Pm39F040-70PC | 70 | 32J | Commercial (0°C to + 85°C) |
| Pm39F040-70VCE | | 32P | |
| Pm39F040-70VC | | 32V | |


PIN DESCRIPTIONS

| SYMBOL | TYPE | DESCRIPTION |
|-------------------------------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A0 - A _{MS} ⁽¹⁾ | INPUT | Address Inputs: For memory addresses input. Addresses are internally latched on the falling edge of WE# during a write cycle. |
| CE# | INPUT | Chip Enable: CE# goes low activates the device's internal circuitries for device operation. CE# goes high deselects the device and switches into standby mode to reduce the power consumption. |
| WE# | INPUT | Write Enable: Activate the device for write operation. WE# is active low. |
| OE# | INPUT | Output Enable: Control the device's output buffers during a read cycle. OE# is active low. |
| I/O0 - I/O7 | INPUT/OUTPUT | Data Inputs/Outputs: Input command/data during a write cycle or output data during a read cycle. The I/O pins float to tri-state when OE# are disabled. |
| V _{cc} | | Device Power Supply |
| GND | | Ground |
| NC | | No Connection |

Note:

1. A_{MS} is the most significant address where A_{MS} = A16 for Pm39F010, A17 for Pm39F020, and A18 for Pm39F040.

BLOCK DIAGRAM



DEVICE OPERATION

READ OPERATION

The access of Pm39F010/020/040 are similar to EPROM. To read data, three control functions must be satisfied:

- CE# is the chip enable and should be pulled low (V_{IL}).
- OE# is the output enable and should be pulled low (V_{IL}).
- WE# is the write enable and should remain high (V_{IH}).

PRODUCT IDENTIFICATION

The product identification mode can be used to identify the manufacturer and the device through hardware or software read ID operation. See Table 1 for PMC Manufacturer ID and Device ID. The hardware ID mode is activated by applying a 12.0 Volt on A9 pin, typically used by an external programmer for selecting the right programming algorithm for the devices. Refer to Table 2 for Bus Operation Modes. The software ID mode is activated by a three-bus-cycle command. See Table 3 for Software Command Definition.

BYTE PROGRAMMING

The programming is a four-bus-cycle operation and the data is programmed into the devices (to a logical “0”) on a byte-by-byte basis. See Table 3 for Software Command Definition. A program operation is activated by writing the three-byte command sequence followed by program address and one byte of program data into the devices. The addresses are latched on the falling edge of WE# or CE# whichever occurs later, and the data are latched on the rising edge of WE# or CE# whichever occurs first. The internal control logic automatically handles the internal programming voltages and timing.

A data “0” can not be programmed back to a “1”. Only erase operation can convert the “0”s to “1”s. The Data# Polling on I/O7 or Toggle Bit on I/O6 can be used to detect the progress or completion of a program cycle.

DEVICE OPERATION (CONTINUED)

CHIP ERASE

The entire memory array can be erased through a chip erase operation. Pre-programs the devices are not required prior to a chip erase operation. Chip erase starts immediately after a six-bus-cycle chip erase command sequence. All commands will be ignored once the chip erase operation has started. The devices will return to standby mode after the completion of chip erase.

SECTOR AND BLOCK ERASE

The memory array of Pm39F010/020/040 are organized into uniform 4 Kbyte sectors. A sector erase operation allows to erase any individual sector without affecting the data in others. The memory array of those devices are also organized into uniform 64 Kbyte blocks (sector group - consists of sixteen adjacent sectors). A block erase operation allows to erase any individual block. The sector or block erase operation is similar to chip erase.

I/O7 DATA# POLLING

The Pm39F010/020/040 provide a Data# Polling feature to indicate the progress or completion of a program and erase cycles. During a program cycle, an attempt to read the devices will result in the complement of the last loaded data on I/O7. Once the program operation is completed, the true data of the last loaded data is valid on all outputs. During a sector, block, or chip erase cycle, an attempt to read the device will result a "0" on I/O7. After the erase operation is completed, an attempt to read the device will result a "1" on I/O7.

I/O6 TOGGLE BIT

The Pm39F010/020/040 also provide a Toggle Bit feature to detect the progress or completion of a program and erase cycles. During a program or erase cycle, an attempt to read data from the device will result a toggling between "1" and "0" on I/O6. When the program or erase operation is complete, I/O6 will stop toggling and valid data will be read. Toggle bit may be accessed at any time during a program or erase cycle.

HARDWARE DATA PROTECTION

Hardware data protection protects the devices from unintentional erase or program operation. It is performed in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8 V (typical), the write operation is inhibited. (b) Write inhibit: holding any of the signal OE# low, CE# high, or WE# high inhibits a write cycle. (c) Noise filter: pulses of less than 5 ns (typical) on the WE# or CE# input will not initiate a write operation.

Table 1. Product Identification

| Product Identification | Data |
|------------------------|------|
| Manufacturer ID | 9Dh |
| Device ID: | |
| Pm39F010 | 1Ch |
| Pm39F020 | 4Dh |
| Pm39F040 | 4Eh |

SECTOR/BLOCK ADDRESS TABLE

| Memory Density | | Block ⁽¹⁾ | Block Size (Kbytes) | Sector | Sector Size (Kbytes) | Address Range |
|----------------|--------|----------------------|------------------------|-----------|-------------------------|------------------|
| 1 Mbit | 2 Mbit | Block 0 | 64 | Sector 0 | 4 | 00000h - 00FFFFh |
| | | | | Sector 1 | 4 | 01000h - 01FFFFh |
| | | | | : | : | : |
| | | | | Sector 15 | 4 | 0F000h - 0FFFFh |
| | | Block 1 | 64 | Sector 16 | 4 | 10000h - 10FFFFh |
| | | | | Sector 17 | 4 | 11000h - 11FFFFh |
| | | | | : | : | : |
| | | | | Sector 31 | 4 | 1F000h - 1FFFFh |
| | | Block 2 | 64 | " | " | 20000h - 2FFFFh |
| | | Block 3 | 64 | " | " | 30000h - 3FFFFh |
| | | Block 4 | 64 | " | " | 40000h - 4FFFFh |
| | | Block 5 | 64 | " | " | 50000h - 5FFFFh |
| | | Block 6 | 64 | " | " | 60000h - 6FFFFh |
| | | Block 7 | 64 | " | " | 70000h - 7FFFFh |

Note:

1. A Block is a 64 Kbyte sector group which consists of sixteen adjacent sectors of 4 Kbyte each.

OPERATING MODES**Table 2. Bus Operation Modes**

| Mode | CE# | OE# | WE# | ADDRESS | I/O |
|---------------------------------|-----------------|-----------------|-----------------|------------------------------------------------------------------------------------------------------------------------------|------------------|
| Read | V _{IL} | V _{IL} | V _{IH} | X ⁽¹⁾ | D _{OUT} |
| Write | V _{IL} | V _{IH} | V _{IL} | X | D _{IN} |
| Standby | V _{IH} | X | X | X | High Z |
| Output Disable | X | V _{IH} | X | X | High Z |
| Product Identification Hardware | V _{IL} | V _{IL} | V _{IH} | A2 - A _{MS} ⁽²⁾ = X, A9 = V _H ⁽³⁾ , A1 = V _{IL} , A0 = V _{IL} | Manufacturer ID |
| | | | | A2 - A _{MS} ⁽²⁾ = X, A9 = V _H ⁽³⁾ , A1 = V _{IL} , A0 = V _{IH} | Device ID |

Notes:

1. X can be V_{IL}, V_{IH} or addresses.3. V_H = 12.0 V ± 0.5 V.2. A_{MS} = Most significant address;A_{MS} = A16 for Pm39F010, A17 for Pm39F020, and

A18 for Pm39F040.

COMMAND DEFINITION**Table 3. Software Command Definition**


| Command Sequence | Bus Cycle | 1st Bus Cycle Addr Data | 2nd Bus Cycle Addr Data | 3rd Bus Cycle Addr Data | 4th Bus Cycle Addr Data | 5th Bus Cylce Addr Data | 6th Bus Cycle Addr Data |
|--------------------------------|-----------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Read | 1 | Addr D _{OUT} | | | | | |
| Chip Erase | 6 | 555h AAh | 2AAh 55h | 555h 80h | 555h AAh | 2AAh 55h | 555h 10h |
| Sector Erase | 6 | 555h AAh | 2AAh 55h | 555h 80h | 555h AAh | 2AAh 55h | SA ⁽¹⁾ 30h |
| Block Erase | 6 | 555h AAh | 2AAh 55h | 555h 80h | 555h AAh | 2AAh 55h | BA ⁽²⁾ 50h |
| Byte Program | 4 | 555h AAh | 2AAh 55h | 555h A0h | Addr D _{IN} | | |
| Product ID Entry | 3 | 555h AAh | 2AAh 55h | 555h 90h | | | |
| Product ID Exit ⁽³⁾ | 3 | 555h AAh | 2AAh 55h | 555h F0h | | | |
| Product ID Exit ⁽³⁾ | 1 | XXXh F0h | | | | | |





Notes:

1. SA = Sector address of the sector to be erased.

2. BA = Block address of the block to be erased.


3. Either one of the Product ID Exit command can be used.

DEVICE OPERATIONS FLOWCHARTS**AUTOMATIC PROGRAMMING****Chart 1. Automatic Programming Flowchart**


DEVICE OPERATIONS FLOWCHARTS**(CONTINUED)****AUTOMATIC ERASE****CHIP ERASE COMMAND****SECTOR ERASE COMMAND****BLOCK ERASE COMMAND****Chart 2. Automatic Erase Flowchart**

DEVICE OPERATIONS FLOWCHARTS (CONTINUED)

SOFTWARE PRODUCT IDENTIFICATION ENTRY



SOFTWARE PRODUCT IDENTIFICATION EXIT



Notes:

1. The device will enter Product Identification mode after executing the Product ID Entry command.
2. Under Product Identification mode, the Manufacturer ID and Device ID of devices can be read at address X0000h and X0001h where X = Don't Care.
3. The device returns to standby operation.

Chart 3. Software Product Identification Entry/Exit Flowchart

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | | |
|-------------------------------------------------------------------------------|----------------------------|-------------------|
| Temperature Under Bias | -65°C to +125°C | |
| Storage Temperature | -65°C to +125°C | |
| Surface Mount Lead Soldering Temperature | Standard Package | 240°C 3 Seconds |
| | Lead-free Package | 260°C 3 Seconds |
| Input Voltage with Respect to Ground on All Pins except A9 pin ⁽²⁾ | | -0.5 V to +6.25 V |
| Input Voltage with Respect to Ground on A9 pin ⁽³⁾ | | -0.5 V to +13.0 V |
| All Output Voltage with Respect to Ground | -0.5 V to $V_{CC} + 0.6$ V | |
| V_{CC} ⁽²⁾ | -0.5 V to +6.25 V | |

Notes:

1. Stresses under those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. The functional operation of the device or any other conditions under those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condition for extended periods may affect device reliability.
2. Maximum DC voltage on input or I/O pins are +6.25 V. During voltage transitioning period, input or I/O pins may overshoot to $V_{CC} + 2.0$ V for a period of time up to 20 ns. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitioning period, input or I/O pins may undershoot GND to -2.0 V for a period of time up to 20 ns.
3. Maximum DC voltage on A9 pin is +13.0 V. During voltage transitioning period, A9 pin may overshoot to +14.0 V for a period of time up to 20 ns. Minimum DC voltage on A9 pin is -0.5 V. During voltage transitioning period, A9 pin may undershoot GND to -2.0 V for a period of time up to 20 ns.

DC AND AC OPERATING RANGE

| Part Number | Pm39F010/020/040 |
|-----------------------|------------------|
| Operating Temperature | 0°C to 85°C |
| V_{CC} Power Supply | 4.5 V - 5.5 V |




DC CHARACTERISTICS

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|-----------------|--------------------------------|--------------------------------------------------|------|-----|----------------|---------------|
| I_{LI} | Input Load Current | $V_{IN} = 0 \text{ V}$ to V_{CC} | | | ± 1 | μA |
| I_{LO} | Output Leakage Current | $V_{I/O} = 0 \text{ V}$ to V_{CC} | | | ± 1 | μA |
| I_{SB1} | V_{CC} Standby Current CMOS | $CE\#, OE\# = V_{CC} ? 0.5 \text{ V}$ | | 0.5 | 10 | μA |
| I_{SB2} | V_{CC} Standby Current TTL | $CE\# = V_{IH}$ to V_{CC} | | 0.2 | 3 | mA |
| I_{CC1} | V_{CC} Active Read Current | $f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}$ | | 8 | 20 | mA |
| $I_{CC2}^{(1)}$ | V_{CC} Program/Erase Current | | | 9 | 20 | mA |
| V_{IL} | Input Low Voltage | | -0.5 | | 0.8 | V |
| V_{IH} | Input High Voltage | | 2.0 | | $V_{CC} + 0.5$ | V |
| V_{OL} | Output Low Voltage | $I_{OL} = 5.8 \text{ mA}; V_{CC} = V_{CC\min}$ | | | 0.45 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -400 \mu\text{A}; V_{CC} = V_{CC\min}$ | 2.4 | | | V |

Note: 1. Characterized but not 100% tested.

AC CHARACTERISTICS**READ OPERATIONS CHARACTERISTICS**

| Symbol | Parameter | Pm39F010-55 Pm39F020-55 Pm39F040-55 | | | Pm39F010-70 Pm39F020-70 Pm39F040-70 | | Units |
|-----------|----------------------------------------------------------------|-------------------------------------------|-----|-----|-------------------------------------------|--|---------------|
| | | Min | Max | Min | Max | | |
| t_{RC} | Read Cycle Time | 55 | | 70 | | | ns |
| t_{ACC} | Address to Output Delay | | 55 | | 70 | | ns |
| t_{CE} | CE# to Output Delay | | 55 | | 70 | | ns |
| t_{OE} | OE# to Output Delay | | 25 | | 35 | | ns |
| t_{DF} | CE# or OE# to Output High Z | 0 | 15 | 0 | 25 | | ns |
| t_{OH} | Output Hold from OE#, CE# or Address, whichever occurred first | 0 | | 0 | | | ns |
| t_{VCS} | V_{CC} Set-up Time | 50 | | 50 | | | μs |


AC CHARACTERISTICS (CONTINUED)**READ OPERATIONS AC WAVEFORMS****OUTPUT TEST LOAD****INPUT TEST WAVEFORMS
AND MEASUREMENT LEVEL****PIN CAPACITANCE (f = 1 MHz, T = 25°C)**



| | Typ | Max | Units | Conditions |
|-----------|-----|-----|-------|-------------------------|
| C_{IN} | 4 | 6 | pF | $V_{IN} = 0 \text{ V}$ |
| C_{OUT} | 8 | 12 | pF | $V_{OUT} = 0 \text{ V}$ |



Note: These parameters are characterized but not 100% tested.

AC CHARACTERISTICS (CONTINUED)**WRITE (PROGRAM/ERASE) OPERATIONS CHARACTERISTICS**


| Symbol | Parameter | Pm39F010-55 Pm39F020-55 Pm39F040-55 | Pm39F010-70 Pm39F020-70 Pm39F040-70 | Units |
|-----------|--------------------------|-------------------------------------------|-------------------------------------------|------------|
| | | Min | Max | |
| t_{WC} | Write Cycle Time | 55 | 70 | ns |
| t_{AS} | Address Set-up Time | 0 | 0 | ns |
| t_{AH} | Address Hold Time | 30 | 30 | ns |
| t_{CS} | CE# and WE# Set-up Time | 0 | 0 | ns |
| t_{CH} | CE# and WE# Hold Time | 0 | 0 | ns |
| t_{OEH} | OE# High Hold Time | 10 | 10 | ns |
| t_{DS} | Data Set-up Time | 30 | 30 | ns |
| t_{DH} | Data Hold Time | 0 | 0 | ns |
| t_{WP} | Write Pulse Width | 30 | 35 | ns |
| t_{WPH} | Write Pulse Width High | 20 | 20 | ns |
| t_{BP} | Byte Programming Time | | 30 | 30 μ s |
| t_{EC} | Chip or Block Erase Time | | 100 | 100 ms |
| t_{VCS} | V_{CC} Set-up Time | 50 | 50 | μ s |

PROGRAM OPERATIONS AC WAVEFORMS - WE# CONTROLLED

AC CHARACTERISTICS (CONTINUED)**PROGRAM OPERATIONS AC WAVEFORMS - CE# CONTROLLED****CHIP ERASE OPERATIONS AC WAVEFORMS**

AC CHARACTERISTICS (CONTINUED)**SECTOR OR BLOCK ERASE OPERATIONS AC WAVEFORMS****TOGGLE BIT AC WAVEFORMS**

Note: Toggling CE#, OE#, or both OE# and CE# will operate Toggle Bit.

AC CHARACTERISTICS (CONTINUED)**DATA# POLLING AC WAVEFORMS**

Note: Toggling CE#, OE#, or both OE# and CE# will operate Data# Polling.

PROGRAM/ERASE PERFORMANCE

| Parameter | Unit | Typ | Max | Remarks |
|-----------------------|------|-----|-----|-----------------------------------------------------------|
| Sector Erase Time | ms | 55 | 100 | From writing erase command to erase completion |
| Block Erase Time | ms | 55 | 100 | From writing erase command to erase completion |
| Chip Erase Time | ms | 55 | 100 | From writing erase command to erase completion |
| Byte Programming Time | µs | 16 | 30 | Excludes the time of four-cycle program command execution |

Note: These parameters are characterized but not 100% tested.

RELIABILITY CHARACTERISTICS ⁽¹⁾


| Parameter | Min | Typ | Unit | Test Method |
|------------------------|------------------------|-----|--------|---------------------|
| Endurance | 100,000 ⁽²⁾ | | Cycles | JEDEC Standard A117 |
| Data Retention | 20 | | Years | JEDEC Standard A103 |
| ESD - Human Body Model | 2,000 | | Volts | JEDEC Standard A114 |
| ESD - Machine Model | 200 | | Volts | JEDEC Standard A115 |
| Latch-Up | 100 + I _{CC1} | | mA | JEDEC Standard 78 |

Note: 1. These parameters are characterized but not 100% tested.


2. Preliminary specification only and will be formalized after cycling qualification test.


PACKAGE TYPE INFORMATION**32J**

32-Pin Plastic Leaded Chip Carrier Dimensions in Inches (Millimeters)

**32P**

32-Pin Plastic DIP Dimensions in Inches (Millimeters)



PACKAGE TYPE INFORMATION (CONTINUED)**32V****32-Pin Thin Small Outline Package (TSOP 8mm x 14mm)(Millimeters)**

REVISION HISTORY

| Date | Revision No. | Description of Changes | Page No. |
|----------------|--------------|-------------------------------------------------------------------------------|--------------|
| March, 2003 | 1.0 | Preliminary Information | All |
| August, 2003 | 1.1 | Removed 90 ns read speed grade and formal release; fixed typo on p.6 | 1,4,14,15,16 |
| December, 2003 | 1.2 | Added Lead-free package options | 1, 4, 13 |
| | | Upgraded guaranteed program/erase cycles from 50,000 to 100,000 (preliminary) | 1, 19 |
| | | Revised output test load to 30 pF for all speed | 15 |
| | | Revised typo on package dimension information | 20, 21 |
| March, 2004 | 1.3 | Extend the operation range of temperature | All |