

GENERAL DESCRIPTION

The ME2306A is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 30\text{m}\Omega @ V_{GS}=10\text{V}$
- $R_{DS(ON)} \leq 35\text{m}\Omega @ V_{GS}=4.5\text{V}$
- $R_{DS(ON)} \leq 52\text{m}\Omega @ V_{GS}=2.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

PIN CONFIGURATION

(SOT-23)

Top View



PIN DESCRIPTION

Pin	Symbol	Description
1	G	Gate
2	S	Source
3	D	Drain

Ordering Information: ME2306A (Pb-free)

ME2306A-G (Green product)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	5 sec	Steady State	Unit
Drain-Source Voltage	V_{DSS}		30	V
Gate-Source Voltage	V_{GSS}		± 12	V
Continuous Drain Current <small>$T_A=25^\circ\text{C}$</small>	I_D	4	3.16	A
Current($T_j=150^\circ\text{C}$) <small>$T_A=70^\circ\text{C}$</small>		3.5	2.7	
Pulsed Drain Current	I_{DM}		20	
Maximum Body-Diode Continuous Current	I_S	1.04	0.62	A
Maximum Power Dissipation <small>$T_A=25^\circ\text{C}$</small>	P_D	1.25	0.75	W
Maximum Power Dissipation <small>$T_A=70^\circ\text{C}$</small>		0.8	0.48	
Operating Junction Temperature	T_J	-55 to 150		°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	$T \leq 10 \text{ sec}$	70	°C/W
Thermal Resistance-Junction to Case		Steady State	95	
Thermal Resistance-Junction to Case	$R_{\theta JC}$	65		°C/W

*The device mounted on 1in2 FR4 board with 2 oz copper







Electrical Characteristics (T_A=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC PARAMETERS						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	0.7		1.4	
I _{GSS}	Gate-Body Leakage Current	V _{DS} =0V, V _{GS} =±12V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μA
		V _{DS} =30V, V _{GS} =0V T _J =55°C			10	
R _{DSON}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D = 4A		24	30	mΩ
		V _{GS} =4.5V, I _D = 3.5A		27	35	
		V _{GS} =2.5V, I _D = 2.8A		37	52	
V _{SD}	Diode Forward Voltage	I _S =1.25A, V _{GS} =0V		0.8	1.2	V
DYNAMIC PARAMETERS						
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =10V, I _D =4A		15.5	18	nC
Q _{gs}	Gate-Source Charge			3.2		
Q _{gd}	Gate-Drain Charge			3.5		
R _g	Gate Resistance	f =1MHz		0.7		Ω
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		480	550	pF
C _{oss}	Output Capacitance			70		
C _{rss}	Reverse Transfer Capacitance			18		
t _{d(on)}	Turn-On Delay Time	V _{DD} =15V, R _L =15Ω I _D =1A, V _{GEN} =10V, R _G =6Ω		8.5	11	ns
t _r	Rise Time			17	21	
t _{d(off)}	Turn-Off Delay Time			31	40	
t _f	Fall Time			3	6	






Notes: a. Pulse test; pulse width ≤ 380us, duty cycle≤ 2%

Matsuki reserves the right to improve product design, functions and reliability without notice.



Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



Typical Characteristics (T_J = 25°C Noted)



SOT-23 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

