
SLLS159C - MARCH 1993 - REVISED APRIL 1998

- Meet or Exceed Standards TIA/EIA-422-B and ITU Recommendation V.11
- BiCMOS Process Technology
- Low Supply-Current Requirements:9 mA Max
- Low Pulse Skew
- Receiver Input Impedance . . . 17 kΩ Typ
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Common-Mode Input Voltage Range of -7 V to 7 V
- Operate From Single 5-V Power Supply
- Glitch-Free Power-Up/Power-Down Protection
- Receiver 3-State Outputs Active-Low Enable for SN75C1167 Only
- Improved Replacements for the MC34050 and MC34051


description

The SN75C1167 and SN75C1168 dual drivers and receivers are monolithic integrated circuits designed for balanced transmission lines. The devices meet TIA/EIA-422-B and ITU recommendation V.11.

SN75C1167 ... N OR NS[†] PACKAGE (TOP VIEW)



SN75C1168 ... N OR NS[†] PACKAGE (TOP VIEW)



[†]The NS package is only available left-ended taped and reeled (order device SNx5C116xNSLE).

The SN75C1167 combines dual 3-state differential line drivers and 3-state differential line receivers, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be connected externally together to function as direction control. The SN75C1168 drivers have individual active-high enables.

The SN75C1167 and SN75C1168 are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Function Tables

EACH DRIVER

INPUT	ENABLE	OUTPUTS			
D	D DE Y		Z		
Н	Н	Н	L		
L	Н	L	Н		
Х	L	Z	z		


SN75C1167, EACH RECEIVER

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 V$	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


logic symbol†


SN75C1167 12 DE EN1 4 RE EN2 14 1Y \triangleright 1 ▽ 15 1D 13 1Z 1 ▽ 2 П 1A 1R ▽ 2 \triangleleft 1 1B 10 2Y 1 ▽ 2D 11 2Z 1 ▽ 6 I 2A 2R 7 \triangleleft



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)






2B

schematics of inputs



schematics of outputs



SLLS159C - MARCH 1993 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	
Input voltage range, V ₁	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input voltage range, V _I (A or B, Receiver)	–11 V to 14 V
Differential input voltage range, V _{ID} , Receiver (see Note 2)	14 V to 14 V
Output voltage range, V _O , Driver	–5 V to 7 V
Clamp current range, I _{IK} or I _{OK} , Driver	±20 mA
Output current range, IO, Driver	
Supply current, I _{CC}	200 mA
GND current	200 mA
Output current range, I _O , Receiver	±25 mA
Continuous total power dissipation	
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values except differential input voltage are with respect to the network GND.

DISSIPATION RATING TABLE

PACKAGE	CKAGE $T_A \le 25^{\circ}C$ OPERATING POWER RATING ABOVE T_A		T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
N	1250 mW	10 mW/°C	800 mW	650 mW
NS	625 mW	5 mW/°C	400 mW	325 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	Supply voltage, V _{CC}		5	5.5	V	
Common-mode input voltage, V _{IC} (see Note 3)	Receiver			±7	V	
Differential input voltage, V _{ID}	Receiver			±7	V	
High-level input voltage, VIH	Except A, B	2			V	
Low-level input voltage, V _{IL}	Except A, B			0.8	V	
High-level output current, IOH	Receiver			-6	mA	
High-level output current, IOH	Driver			-20	ША	
Low-level output current, IOI	Receiver			6	A	
Low-level output current, IOL	Driver			20	mA	
Operating free-air temperature, T _A		0		70	°C	

NOTE 3: Refer to TIA/EIA-422-B for exact conditions.



^{2.} Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$					-1.5	V
Vон	High-level output voltage	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OH} = -20 \text{ mA}$	2.4	3.4		V
VOL	Low-level output voltage	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OL} = 20 \text{ mA}$		0.2	0.4	V
VOD1	Differential output voltage	IO = 0 mA			2		6	V
V _{OD2}	Differential output voltage				2	3.1		V
Δ V _{OD}	Change in magnitude of differential output voltage	D 400.0	Con Figure 4 and Note 2				±0.4	V
Voc	Common-mode output voltage	KL = 100 22,	$R_L = 100 \Omega$, See Figure 1 and Note 3				±3	V
ΔIVOCI	Change in magnitude of common-mode output voltage] [±0.4	V
1	Output ourrent with newer off (see Note 2)	V 0.V	V _O = 6 V				100	μΑ
lO(OFF)	Output current with power off (see Note 3)	ACC = 0	$V_0 = -0.25 \text{ V}$				-100	μΑ
10-	High-impedance-state output current	$V_0 = 2.5 V$					20	^
loz	nigh-impedance-state output current	V _O = 5 V					-20	μΑ
lіН	High-level input current	VI = VCC or	VIH				1	μΑ
I _I L	Low-level input current	V _I = GND or V _{IL}				-1	μΑ	
los	Short-circuit output current	AO = ACC ou	· GND,	See Note 4	-30		-150	mA
loo	Supply current (total package)	No load,	$V_I = V_{CC}$ or C	GND		4	6	mA
Icc	Supply current (total package)	Enabled	$V_I = 2.4 \text{ or } 0.5$	V, See Note 5		5	9	IIIA
Ci	Input capacitance					6		pF

† All typical values are at V_{CC} = 5 V and T_A = 25°C. NOTES: 3. Refer to TIA/EIA-422-B for exact conditions.

- 4. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
- 5. This parameter is measured per input, while the other inputs are at V_{CC} or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDIT	MIN	TYP [†]	MAX	UNIT			
tPHL	Propagation delay time, high- to low-level output	$R_1 = R_2 = 50 \Omega$, $R_3 = 500 \Omega$, $C_1 = C_2 = C_3 = 40 pF$, $S_1 = 500 \Omega$, $S_2 = 500 \Omega$, $S_3 = 500 \Omega$, $S_4 = 500 \Omega$, $S_5 = 500 \Omega$, $S_6 = 500 \Omega$, $S_7 = 500 \Omega$,		7	12	ns			
tPLH	Propagation delay time, low- to high-level output		S1 is open,		7	12	ns		
tsk(p)	Pulse skew				0.5	4	ns		
t _r	Rise time	$R_1 = R_2 = 50 \Omega$, $C_1 = C_2 = C_3 = 40 \text{ pF}$, See Figure 3			$R_3 = 500 \Omega$,		5	10	ns
t _f	Fall time		S1 is open,		5	10	ns		
^t PZH	Output enable time to high level	$R_1 = R_2 = 50 \Omega$			10	19	ns		
tPZL	Output enable time to low level	$C_1 = C_2 = C_3 = 40 \text{ pF}$, S1 is closed, See Figure 4			10	19	ns		
^t PHZ	Output disable time from low level	$R_1 = R_2 = 50 \Omega$, $C_1 = C_2 = C_3 = 40 pF$,		$R_3 = 500 \Omega$, S1 is closed,		7	16	ns	
tPLZ	Output disable time from high level	See Figure 4	o i is closed,		7	16	ns		

 $[\]uparrow$ All typical values are at V_{CC} = 5 V and T_A = 25°C.



RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
V _{IT+}	Positive-going input threshold vo differential input	oltage,					0.2	V
V _{IT} –	Negative-going input threshold vifferential input	oltage,			-0.2‡			V
V _{hys}	Input hysteresis (V _{IT+} – V _{IT-})					60		mV
VIK	Input clamp voltage, RE	SN75C1167	I _I = -18 mA				-1.5	V
Vон	High-level output voltage		$V_{ID} = 200 \text{ mV}, \qquad I_{OH} = -6 \text{ mA}$		3.8	4.2		V
VOL	Low-level output voltage		$V_{ID} = -200 \text{ mV},$	$V_{ID} = -200 \text{ mV}, \qquad I_{OL} = 6 \text{ mA}$		0.1	0.3	V
loz	High-impedance-state output current	SN75C1167	$V_O = V_{CC}$ or GND			±0.5	±5	μА
١.	Line input ourrent		Other input at 0 V	V _I = 10 V			1.5	mA
11	Line input current		Other input at 0 v	$V_{I} = -10 \text{ V}$			-2.5	IIIA
II	Enable input current, RE	SN75C1167	$V_I = V_{CC}$ or GND				±1	μΑ
rį	Input resistance		$V_{IC} = -7 V \text{ to } 7 V$	Other input at 0 V	4	17		kΩ
				$V_I = V_{CC}$ or GND		4	6	
ICC	Supply current (total package)		No load, Enabled	V _{IH} = 2.4 V or 0.5 V, See Note 5		5	9	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 6)

PARAMETER		TEST CO	NDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PLH	Propagation delay time, low- to high-level output	See Figure 5		9	17	27	ns	
tPHL	Propagation delay time, high- to low-level output			9	17	27	ns	
tTLH	Transition time, low- to high-level output	V _{IC} = 0 V,	See Figure 5		4	9	ns	
tTHL	Transition time, high- to low-level output	$V_{C} = 0 V$	See Figure 5		4	9	ns	
^t PZH	Output enable time to high level				13	22	ns	
tpzL	Output enable time to low level	R _I = 1 kW, See Figure 6			13	22	ns	
^t PHZ	Output disable time from high level	KL = 1 KVV,	KL = 1 KVV, See	: I KW, See Figure 0		13	22	ns
tPLZ	Output disable time from low level				13	22	ns	

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

NOTE 6: Measured per input while the other inputs are at V_{CC} or GND



[‡] The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Test Circuit, $V_{\mbox{\scriptsize OD}}$ and $V_{\mbox{\scriptsize OC}}$



NOTES: A. C1, C2, and C3 include probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f = t_f \le 6$ ns.

Figure 2. Driver Test Circuit and Voltage Waveforms




NOTES: A. C1, C2, and C3 include probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_{\Gamma} = t_{\overline{1}} \le 6$ ns.

Figure 3. Driver Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C1, C2, and C3 include probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f = t_f \le 6$ ns.

Figure 4. Driver Test Circuit and Voltage Waveforms




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_{Γ} = $t_{f} \leq$ 6 ns.

Figure 5. Receiver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_Γ = $t_f \leq$ 6 ns.

Figure 6. Receiver Test Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated