- Meet or Exceed Standards TIA/EIA-422-B and ITU Recommendation V. 11
- BiCMOS Process Technology
- Low Supply-Current Requirements: 9 mA Max
- Low Pulse Skew
- Receiver Input Impedance . . . 17 k $\Omega$ Typ
- Receiver Input Sensitivity . . . $\pm 200 \mathrm{mV}$
- Receiver Common-Mode Input Voltage Range of -7 V to 7 V
- Operate From Single 5-V Power Supply
- Glitch-Free Power-Up/Power-Down Protection
- Receiver 3-State Outputs Active-Low Enable for SN75C1167 Only
- Improved Replacements for the MC34050 and MC34051


## description

The SN75C1167 and SN75C1168 dual drivers and receivers are monolithic integrated circuits designed for balanced transmission lines. The devices meet TIA/EIA-422-B and ITU recommendation V.11.

SN75C1167 . . . N OR NSt PACKAGE
(TOP VIEW)


SN75C1168 . . N OR NS $\dagger$ PACKAGE (TOP VIEW)

$\dagger$ The NS package is only available left-ended taped and reeled (order device SNx5C116xNSLE).

The SN75C1167 combines dual 3-state differential line drivers and 3-state differential line receivers, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be connected externally together to function as direction control. The SN75C1168 drivers have individual active-high enables.
The SN75C1167 and SN75C1168 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

Function Tables

EACH DRIVER

| INPUT | ENABLE | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| D | DE | $Y$ | $\mathbf{Z}$ |
| $H$ | $H$ | $H$ | L |
| L | H | L | H |
| X | L | Z | Z |

SN75C1167, EACH RECEIVER

| DIFFERENTIAL INPUTS |
| :---: | :---: | :---: |
| $\mathbf{A}-\mathbf{B}$ | | ENABLE |
| :---: |
| $\mathbf{R E}$ | | OUTPUT |
| :---: |
| $\mathbf{R}$ |$|$| V |  |  |
| :---: | :---: | :---: |
| $-0.2 \mathrm{~V}<\mathrm{V}_{\text {ID }}<0.2 \mathrm{~V}$ | L | $?$ |
| $\mathrm{~V}_{\text {ID }} \leq-0.2 \mathrm{~V}$ | L | L |
| X | H | Z |
| Open | L | H |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level, ? = indeterminate, $X=$ irrelevant, $Z=$ high impedance (off)
logic symbol $\dagger$

† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## schematics of inputs


schematics of outputs


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values except differential input voltage are with respect to the network GND.
2. Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

DISSIPATION RATING TABLE

| PACKAGE | $\mathrm{T}_{\mathrm{A}} \leq \mathbf{2 5}^{\circ} \mathrm{C}$ <br> POWER RATING | OPERATING FACTOR ABOVE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
| N | 1250 mW | $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 800 mW | 650 mW |
| NS | 625 mW | $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 400 mW | 325 mW |

recommended operating conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.5 | 5 | 5.5 | V |
| Common-mode input voltage, $\mathrm{V}_{\text {IC }}$ (see Note 3) | Receiver |  |  | $\pm 7$ | V |
| Differential input voltage, $\mathrm{V}_{\text {ID }}$ | Receiver |  |  | $\pm 7$ | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | Except A, B | 2 |  |  | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | Except A, B |  |  | 0.8 | V |
| High-level output current, IOH | Receiver |  |  | -6 | mA |
|  | Driver |  |  | -20 |  |
| Low-level output current, IOL | Receiver |  |  | 6 | mA |
|  | Driver |  |  | 20 |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{II}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \quad \mathrm{IOH}=-20 \mathrm{~mA}$ | 2.4 | 3.4 |  | V |
| VOL | Low-level output voltage | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| \|VOD1 ${ }^{\text {l }}$ | Differential output voltage | $\mathrm{I} \mathrm{O}=0 \mathrm{~mA}$ |  | 2 |  | 6 | V |
| \|VOD2| | Differential output voltage | $R_{L}=100 \Omega$, | See Figure 1 and Note 3 | 2 | 3.1 |  | V |
| $\Delta \mid \mathrm{V}$ ODI | Change in magnitude of differential output voltage |  |  |  |  | $\pm 0.4$ | V |
| VOC | Common-mode output voltage |  |  |  |  | $\pm 3$ | V |
| ${ }^{(1 \mathrm{VOCl}}$ | Change in magnitude of common-mode output voltage |  |  |  |  | $\pm 0.4$ | V |
| IO(OFF) | Output current with power off (see Note 3) | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=6 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=-0.25 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Ioz | High-impedance-state output current | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ |  |  |  | 20 |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
| ${ }^{\text {IIH }}$ | High-level input current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
| IOS | Short-circuit output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND, |  | -30 |  | -150 | mA |
|  | Supply current (total package) | No load, Enabled | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 4 | 6 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=2.4$ or 0.5 V , See Note 5 |  | 5 | 9 |  |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance |  |  |  | 6 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTES: 3. Refer to TIA/EIA-422-B for exact conditions.
4. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
5. This parameter is measured per input, while the other inputs are at $\mathrm{V}_{\mathrm{CC}}$ or GND.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL | Propagation delay time, high- to low-level output | $\begin{aligned} & \mathrm{R}_{1}=\mathrm{R}_{2}=50 \Omega, \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{3}=40 \mathrm{pF}, \end{aligned}$ <br> See Figure 2 | $\mathrm{R}_{3}=500 \Omega \text {, }$ <br> S1 is open, |  | 7 | 12 | ns |
| tPLH | Propagation delay time, low- to high-level output |  |  |  | 7 | 12 | ns |
| tsk(p) | Pulse skew |  |  |  | 0.5 | 4 | ns |
| $\mathrm{tr}_{r}$ | Rise time | $\begin{aligned} & \mathrm{R}_{1}=\mathrm{R}_{2}=50 \Omega, \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{3}=40 \mathrm{pF}, \end{aligned}$ <br> See Figure 3 | $\mathrm{R}_{3}=500 \Omega,$ <br> S 1 is open, |  | 5 | 10 | ns |
| $\mathrm{tf}_{f}$ | Fall time |  |  |  | 5 | 10 | ns |
| tPZH | Output enable time to high level | $\begin{aligned} & \mathrm{R}_{1}=\mathrm{R}_{2}=50 \Omega, \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{3}=40 \mathrm{pF}, \end{aligned}$ <br> See Figure 4 | $R_{3}=500 \Omega,$ <br> S 1 is closed, |  | 10 | 19 | ns |
| tPZL | Output enable time to low level |  |  |  | 10 | 19 | ns |
| tPHZ | Output disable time from low level | $\begin{aligned} & \mathrm{R}_{1}=\mathrm{R}_{2}=50 \Omega, \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{3}=40 \mathrm{pF}, \end{aligned}$ <br> See Figure 4 | $R_{3}=500 \Omega,$ <br> S 1 is closed, |  | 7 | 16 | ns |
| tPLZ | Output disable time from high level |  |  |  | 7 | 16 | ns |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{17+}$ | Positive-going input threshold voltage, differential input |  |  |  |  |  | 0.2 | V |
| VIT- | Negative-going input threshold voltage, differential input |  |  |  | $-0.2 \ddagger$ |  |  | V |
| Vhys | Input hysteresis ( $\mathrm{V}_{\mathrm{IT}+}-\mathrm{V}_{\mathrm{IT}-}$ ) |  |  |  |  | 60 |  | mV |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage, $\overline{\mathrm{RE}}$ | SN75C1167 | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{V}_{\mathrm{ID}}=200 \mathrm{mV}$, | $\mathrm{IOH}=-6 \mathrm{~mA}$ | 3.8 | 4.2 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $\mathrm{V}_{\text {ID }}=-200 \mathrm{mV}$, | $\mathrm{IOL}=6 \mathrm{~mA}$ |  | 0.1 | 0.3 | V |
| Ioz | High-impedance-state output current | SN75C1167 | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{A}$ |
| I | Line input current |  | Other input at 0 V | $\mathrm{V}_{1}=10 \mathrm{~V}$ |  |  | 1.5 | mA |
|  |  |  | $\mathrm{V}_{1}=-10 \mathrm{~V}$ |  |  | -2.5 |  |
| 1 | Enable input current, $\overline{\mathrm{RE}}$ | SN75C1167 |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{r}_{\mathrm{i}}$ | Input resistance |  | $\mathrm{V}_{\text {IC }}=-7 \mathrm{~V}$ to 7 V , | Other input at 0 V | 4 | 17 |  | $\mathrm{k} \Omega$ |
|  | Supply current (total package) |  | No load, Enabled | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  | 4 | 6 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V} \text { or } 0.5 \mathrm{~V} \text {, }$ <br> See Note 5 |  | 5 | 9 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 6)

| PARAMETER | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH Propagation delay time, low- to high-level output | See Figure 5 | 9 | 17 | 27 | ns |
| tPHL Propagation delay time, high- to low-level output |  | 9 | 17 | 27 | ns |
| tTLH Transition time, low- to high-level output | V IC $=0 \mathrm{~V}$, See Figure 5 |  | 4 | 9 | ns |
| tTHL Transition time, high- to low-level output |  |  | 4 | 9 | ns |
| tPZH Output enable time to high level | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~kW}$, See Figure 6 |  | 13 | 22 | ns |
| tpZL Output enable time to low level |  |  | 13 | 22 | ns |
| tPHZ Output disable time from high level |  |  | 13 | 22 | ns |
| tplz Output disable time from low level |  |  | 13 | 22 | ns |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 6: Measured per input while the other inputs are at $\mathrm{V}_{\mathrm{CC}}$ or GND

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Driver Test Circuit, $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OC}}$


NOTES: A. C1, C2, and C3 include probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{tr}_{\mathrm{r}}=\mathrm{tf}_{\mathrm{f}} \leq 6 \mathrm{~ns}$.

Figure 2. Driver Test Circuit and Voltage Waveforms


NOTES: A. C1, C2, and C3 include probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$.

Figure 3. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION


NOTES: A. C1, C2, and C3 include probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$.

Figure 4. Driver Test Circuit and Voltage Waveforms


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. The pulse generator has the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$.

Figure 5. Receiver Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. The pulse generator has the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$.

Figure 6. Receiver Test Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    NOTE 3: Refer to TIA/EIA-422-B for exact conditions.

