

# Multi-Phase PWM Controller for CPU Core Power Supply


## **General Description**

The RT9243 is a multi-phase buck DC/DC controller integrated with all control functions for GHz CPU VRM. The RT9243 controls 2, 3 or 4 buck switching stages operating in interleaved phase set automatically. The multiphase architecture provides high output current while maintaining low power dissipation on power devices and low stress on input and output capacitors. The high equivalent operating frequency also reduces the component dimension and the output voltage ripple in load transient.

RT9243 controls both voltage and current loops to achieve good regulation, response & power stage thermal balance. Precise current loop using  $R_{\text{DS}(\text{ON})}$  as sense component builds precise load line for strict VRM DC & transient specification and also ensures thermal balance of different power stages. The settings of current sense, droop tuning,  $V_{\text{CORE}}$  initial offset and over current protection are independent to compensation circuit of voltage loop. The feature greatly facilitates the flexibility of CPU power supply design and tuning.

The DAC output of RT9243 supports VRD10.x by 6-bit  $V_{\text{ID}}$  input, precise initial value & smooth  $V_{\text{CORE}}$  transient at  $V_{\text{ID}}$  jump. The IC monitors the  $V_{\text{CORE}}$  voltage for PGOOD and over-voltage protection. Soft-start, over-current protection and programmable under-voltage lockout are also provided to assure the safety of microprocessor and power system.

# Ordering Information



RichTek Pb-free and Green products are :

- ▶RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶Suitable for use in SnPb or Pb-free soldering processes.
- ▶100%matte tin (Sn) plating.

#### **Features**

- Multi-Phase Power Conversion with Automatic Phase Selection
- VRD10.x DAC Output with Active Droop Compensation for Fast Load Transient
- Smooth V<sub>CORE</sub> Transition at VID Jump
- Power Stage Thermal Balance by R<sub>DS(ON)</sub> Current Sense
- Hiccup Mode Over-Current Protection
- Programmable Switching Frequency (50kHz to 400kHz per Phase), Under-Voltage Lockout and Soft-Start
- High Ripple Frequency Times Channel Number
- RoHS Compliant and 100% Lead (Pb)-Free

## **Applications**

- Intel® Processors Voltage Regulator: VRD10.x
- Low Output Voltage, High Current DC-DC Converters
- Voltage Regulator Modules

# **Pin Configurations**


#### (TOP VIEW)

OVP 🖂	•	32 RT
PGOOD 🖂	2	31 🗀 DVD
VID4 □	3	30 VCC
VID3 🖂	4	29 PWM4
VID2 🖂	5	28 🖂 ISP4
VID1 □	6	27 🗀 ISP2
VID0 🖂	7	26 PWM2
VID125 □	8	25 PWM1
voss □	9	24 🗀 ISP1
ADJ 🗀	10	23 🖂 ISP3
SS□	11	22 PWM3
FB□	12	21 GND
COMP _	13	20 SGND
VDIF 🖂	14	19 VSEN
ISN4 □	15	18 🗀 ISN1
ISN3 🖂	16	17 🗀 ISN2

SOP-32



# **Typical Application Circuit**





# **Functional Pin Description**

#### OVP (Pin 1)

Over voltage trip output.

#### PGOOD (Pin 2)

Power good open-drain output.

# VID4 (Pin 3), VID3 (Pin 4), VID2 (Pin 5), VID1 (Pin 6), VID0 (Pin 7) & VID125 (Pin 8)

DAC voltage identification inputs for VRD10.x. These pins are internally pulled to 3V if left open.

#### VOSS (Pin 9)

 $V_{\text{CORE}}$  initial value offset. Connect this pin to GND with a resistor to set the offset value.

#### **ADJ (Pin 10)**

Current sense output for active droop adjust. Connect a resistor from this pin to GND to set the load droop.

#### SS (Pin 11)

Connect this SS pin to GND with a capacitor to set the soft-start time interval. Pulling this pin below 1V (ramp valley of sawtooth wave in pulse width modulator) would make all PWMs low, turn on low side MOSFETs and turn off high side MOSFETs.

#### FB (Pin 12)

Inverting input of the internal error amplifier.

#### COMP (Pin 13)

Output of the error amplifier and input of the PWM comparator.

#### VDIF (Pin 14)

V<sub>CORE</sub> differential sense output.

#### VSEN (Pin 19)

V<sub>CORE</sub> differential sense positive input.

#### SGND (Pin 20)

V<sub>CORE</sub> differential sense negative input.

#### **GND (Pin 21)**

Ground for the IC.

# PWM1 (Pin 25), PWM2 (Pin 26), PWM3 (Pin 22) & PWM4 (Pin 29)

PWM outputs for each driven channel. Connect these pins to the PWM input of the MOSFET driver. For systems which use 3 channels, connect PWM4 high. Two channel systems connect PWM3 and PWM4 high.

# ISN1 (Pin 18), ISN2 (Pin 17), ISN3 (Pin 16) & ISN4 (Pin 15)

 $R_{DS(ON)}$  current sense inputs from each individual converter channel sense component's GND node.

# ISP1 (Pin 24), ISP2 (Pin 27), ISP3 (Pin 23) & ISP4 (Pin 28)

 $R_{DS(ON)}$  current sense inputs for each individual converter channel. Tie this pin to the component's sense node.

#### **VCC (Pin 30)**


IC power supply. Connect this pin to a 5V supply.

#### **DVD (Pin 31)**

Programmable power UVLO detection input. Trip threshold = 2V at V<sub>DVD</sub> rising.


#### RT (Pin 32)

Switching frequency setting. Connect this pin to GND with a resistor to set the frequency.





# **Function Block Diagram**





**Table 1. Output Voltage Program** 

	Pin Name					
VID4	VID3	VID2	VID1	VID0	VID125	Nominal Output Voltage DACOUT
1	1	1	1	1	Х	No CPU
0	1	0	1	0	0	0.8375V
0	1	0	0	1	1	0.850V
0	1	0	0	1	0	0.8625V
0	1	0	0	0	1	0.875V
0	1	0	0	0	0	0.8875V
0	0	1	1	1	1	0.900V
0	0	1	1	1	0	0.9125V
0	0	1	1	0	1	0.925V
0	0	1	1	0	0	0.9375V
0	0	1	0	1	1	0.950V
0	0	1	0	1	0	0.9625V
0	0	1	0	0	1	0.975V
0	0	1	0	0	0	0.9875V
0	0	0	1	1	1	1.000V
0	0	0	1	1	0	1.0125V
0	0	0	1	0	1	1.025V
0	0	0	1	0	0	1.0375V
0	0	0	0	1	1	1.050V
0	0	0	0	1	0	1.0625V
0	0	0	0	0	1	1.075V
0	0	0	0	0	0	1.0875V
1	1	1	1	0	1	1.100V
1	1	1	1	0	0	1.1125V
1	1	1	0	1	1	1.125V
1	1	1	0	1	0	1.1375V
1	1	1	0	0	1	1.150V
1	1	1	0	0	0	1.1625V
1	1	0	1	1	1	1.175V
1	1	0	1	1	0	1.1875V
1	1	0	1	0	1	1.200V
1	1	0	1	0	0	1.2125V

To be continued



**Table 1. Output Voltage Program** 

	Pin Name				Neminal Output Valtage DACOUT		
VID4	VID3	VID2	VID1	VID0	VID125	Nominal Output Voltage DACOUT	
1	1	0	0	1	1	1.225V	
1	1	0	0	1	0	1.2375V	
1	1	0	0	0	1	1.250V	
1	1	0	0	0	0	1.2625V	
1	0	1	1	1	1	1.275V	
1	0	1	1	1	0	1.2875V	
1	0	1	1	0	1	1.300V	
1	0	1	1	0	0	1.3125V	
1	0	1	0	1	1	1.325V	
1	0	1	0	1	0	1.3375V	
1	0	1	0	0	1	1.350V	
1	0	1	0	0	0	1.3625V	
1	0	0	1	1	1	1.375V	
1	0	0	1	1	0	1.3875V	
1	0	0	1	0	1	1.400V	
1	0	0	1	0	0	1.4125V	
1	0	0	0	1	1	1.425V	
1	0	0	0	1	0	1.4375V	
1	0	0	0	0	1	1.450V	
1	0	0	0	0	0	1.4625V	
0	1	1	1	1	1	1.475V	
0	1	1	1	1	0	1.4875V	
0	1	1	1	0	1	1.500V	
0	1	1	1	0	0	1.5125V	
0	1	1	0	1	1	1.525V	
0	1	1	0	1	0	1.5375V	
0	1	1	0	0	1	1.550V	
0	1	1	0	0	0	1.5625V	
0	1	0	1	1	1	1.575V	
0	1	0	1	1	0	1.5875V	
0	1	0	1	0	1	1.600V	

Note: (1) 0 : Connected to GND

(2) 1 : Open (3) X : Don't Care



# Absolute Maximum Ratings (Note 1)

• Supply Voltage, V <sub>CC</sub>	- 7V
• Input, Output or I/O Voltage	- GND-0.3V to V <sub>CC</sub> +0.3V
Package Thermal Resistance	
SOP-32, $\theta_{JA}$	- 50°C/W
Junction Temperature	- 150°C
Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 2)	
HBM (Human Body Mode)	- 2kV
MM (Machine Mode)	- 200V
Recommended Operating Conditions (Note 3)	

# • Junction Temperature Range ------ 0°C to 125°C **Electrical Characteristics**

(V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Units
V <sub>CC</sub> Supply Current							
Nominal Supply Cu	ırrent	Icc	PWM 1,2,3,4 Open		12	16	mA
Power-On Reset							
POR Threshold		V <sub>CCRTH</sub>	V <sub>CC</sub> Rising	4.0	4.2	4.5	V
Hysteresis		Vcchys		0.2	0.5		V
\/ Throphold	Trip (Low to High)	V <sub>DVDTP</sub>	Enable	1.9	2.0	2.1	V
V <sub>DVD</sub> Threshold	Hysteresis	V <sub>DVDHYS</sub>			100		mV
Oscillator				-			
Free Running Frequency		fosc	$R_{RT} = 12k\Omega$	170	200	230	kHz
Frequency Adjustable Range		fosc_adj		50		400	kHz
Ramp Amplitude		ΔV <sub>OSC</sub>	$R_{RT}$ = 12k $\Omega$		1.9		V
Ramp Valley		V <sub>RV</sub>		0.7	1.0		V
Maximum On-Time of Each Channel				62	66	75	%
RT Pin Voltage		V <sub>RT</sub>	$R_{RT} = 12k\Omega$	0.55	0.60	0.65	V
Reference and DAC							
DACOUT Voltage Accuracy			$V_{DAC} \ge 1V$	-1		+1	%
		$\Delta V_{DAC}$	V <sub>DAC</sub> < 1V	-10		+10	mV
DAC (VID0-VID125) Input Low		V <sub>ILDAC</sub>				0.4	V
DAC (VID0-VID125) Input High		V <sub>IHDAC</sub>		0.8			V

To be continued



Parameter	Symbol	Test Conditions	Min	Тур	Max	Units		
DAC (VID0-VID125) Bias Current	I <sub>BIAS_DAC</sub>		60	120	180	μΑ		
VOSS Pin Voltage	V <sub>VOSS</sub>	$R_{VOSS}$ = 100k $\Omega$	0.95	1.0	1.05	V		
Error Amplifier	Error Amplifier							
DC Gain				85		dB		
Gain-Bandwidth Product	GBW			10		MHz		
Slew Rate	SR	COMP = 10pF		3		V/μs		
Differential Sense Amplifier								
Input Impedance	Z <sub>IMP</sub>			16		kΩ		
Gain-Bandwidth Product	GBW			10		MHz		
Slew Rate	SR			3		V/μs		
Current Sense GM Amplifier								
ISP 1,2,3,4 Full Scale Source Current	I <sub>ISPFSS</sub>		60			μΑ		
ISP 1,2,3,4 Current for OCP	I <sub>ISPOCP</sub>			100		μΑ		
Protection								
SS Current	I <sub>SS</sub>	V <sub>SS</sub> = 1V	8	13	18	μΑ		
Over-Voltage Trip (VSEN/DACOUT)	ΔOVT		130	140	150	%		
OVP Voltage	V <sub>OVP</sub>	I <sub>OVP</sub> = 4mA			0.2	V		
Power Good								
Lower Threshold (VSEN/DACOUT)	V <sub>PGOOD</sub> -	VSEN Rising		92		%		
Output Low Voltage	V <sub>PGOODL</sub>	I <sub>PGOOD</sub> = 4mA			0.2	٧		


**Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note 2. Devices are ESD sensitive. Handling precaution recommended.


Note 3. The device is not guaranteed to function outside its operating conditions.





# **Typical Operating Characteristics**

















DS9243-07 March 2007 www.richtek.com


9









Time (25ns/Div)




Current Sharing at I<sub>OUT</sub> = 80A



Time (2.5µs/Div)






Time (5ms/Div)



# **Transient Response**





# **Application Information**

RT9243 is a multi-phase DC/DC controller that precisely regulates CPU core voltage and balances the current of different power channels. The converter consisting of RT9243 and its companion MOSFET driver provides high quality CPU power and all protection functions to meet the requirement of modern VRM.

#### **Voltage Control**

RT9243 senses the CPU  $V_{CORE}$  by an precise instrumental amplifier to minimize the voltage drop on PCB trace at heavy load. VSEN & SGND are the differential inputs. VDIF is the output node of the differential voltage & the input for PGOOD & OVP sense. The internal high accuracy VID DAC provides the reference voltage for VRD10.x compliance. Control loop consists of error amplifier, multi-phase pulse width modulator, driver and power components. Like conventional voltage mode PWM controller, the output voltage is locked at the  $V_{REF}$  of error amplifier and the error signal is used as the control signal  $V_{C}$  of pulse width modulator. The PWM signals of different channels are generated by comparison of EA output and split-phase saw-tooth wave. Power stage transforms  $V_{IN}$  to output by PWM signal on-time ratio.

#### **Current Balance**

RT9243 senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the  $R_{\rm DS(ON)}$ ) of the low side MOSFET) to current signal into internal balance circuit. The current balance circuit sums and averages the current signals and then produces the balancing signals injected to pulse width modulator. If the current of some power channel is greater than average, the balancing signal reduces the output pulse width to keep the balance.

#### **Load Droop**

The sensed power channel current signals regulate the reference of DAC to form a output voltage droop proportional to the load current. The droop or so-called "active voltage positioning" can reduce the output voltage ripple at load transient and the LC filter size.

#### **Fault Detection**

The chip detects  $V_{CORE}$  for over voltage and power good detection. The "hiccup mode" operation of over-current protection is adopted to reduce the short circuit current. The inrush current at the start up is suppressed by the soft start circuit through clamping the pulse width and output voltage.

#### Phase Setting and Converter Start Up

RT9243 interfaces with companion MOSFET drivers (like RT9600, RT9602 series) for correct converter initialization. The tri-state PWM output (high, low and high impedance) pins sense the interface voltage at IC POR period (both VCC and DVD trip). The channel is enabled if the pin voltage is 1.2V less than VCC. Please tie the PWM output to VCC and the current sense pins to GND or left floating if the channel is unused. For 3-Channel application, connect PWM4 high.

#### **Current Sensing Setting**

RT9243 senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the  $R_{DS(ON)}$  of the low side MOSFET) to current signal into internal circuit (see Figure 1).




Figure 1. Current Sense Circuit

The sensing circuit gets  $Ix = \frac{IL \times Rs}{RsP}$  by local feedback.  $R_{SP} = R_{SN}$  to cancel the voltage drop caused by GM amplifier input bias current.  $I_X$  is sampled and held just before low side MOSFET turns off (See Figure 2). Therefore,

$$\begin{split} I_{X(S/H)} &= \frac{I_{L(S/H)} \times R_{S}}{R_{SP}}, I_{L(S/H)} = I_{L(AVG)} - \frac{V_{OUT}}{L} \times \frac{T_{OFF}}{2}, \\ T_{OFF} &= \left[\frac{V_{IN} - V_{OUT}}{V_{IN}}\right] \times 5 \mu s \quad \text{for fosc} = 200 \text{kHz} \\ I_{X(S/H)} &= \left[I_{L(AVG)} - \frac{V_{OUT} - \left[\frac{V_{IN} - V_{OUT}}{V_{IN}}\right] \times 5 \mu s}{2L}\right] \times \frac{R_{S}}{R_{SP}} \end{split}$$






Figure 2. Inductor Current and PWM Signal

#### **DAC Offset Voltage & Droop Tuning**

The DAC offset voltage is set by compensation network & VOSS pin external resistors by  $\left(\frac{1V}{Rvoss}\right) \times \frac{R_{f1}}{4}$ 

The S/H current signals from power channels are injected to ADJ pin to create droop voltage.  $V_{ADJ} = R_{ADJ} \times \sum 2I_X$  The DAC output voltage decreases by  $V_{ADJ}$  to form the  $V_{CORE}$  load droop (see Figure 3).




Figure 3. DAC Offset Voltage & Droop Tune Circuit

#### **Protection and SS Function**

For OVP, the RT9243 detects the  $V_{CORE}$  by  $V_{DIF}$  pin voltage of the differential amplifier output. Eliminate the delay due to compensation network (compared to sensing FB voltage) for fast and accurate detection. The trip point of OVP is 140% of normal output level. The PWM outputs are pulled low to turn on the low side MOSFET and turn off the high side MOSFET of the synchronous rectifier at OVP. The OVP latch can only be reset by  $V_{CC}$  or DVD restart power on reset sequence. The PGOOD detection trip point of  $V_{CORE}$  is 92% lower than the normal level. The PGOOD open drain output pulls low when  $V_{CORE}$  is lower than the trip point. For  $V_{ID}$  jumping issue, only power fail conditions ( $V_{CC}$  & DVD are lower than trip point or OVP) reset the output low.

Soft-start circuit generates a ramp voltage by charging external capacitor with 13 $\mu$ A current after IC POR acts. The PWM pulse width and V<sub>CORE</sub> are clamped by the rising ramp to reduce the inrush current and protect the power devices.

Over-current protection trip point is internally set at around  $100\mu A$  for each channel. OCP is triggered if one channel S/H current signal  $I_X > \left(\frac{0.6V}{9K}\right) \times 1.5$ . Controller forces PWM output latched at high impedance to turn off both high and low side MOSFETs in the power stage and initial the hiccup mode protection. The SS pin voltage is pulled low with a  $13\mu A$  current after it is less than  $90\%\ V_{CC}$ . The converter restarts after SS pin voltage < 0.2V. Three times of OCP disable the converter and only release the latch by POR acts (see Figure 4).





Figure 4.



# 3-Phase Converter and Components Function Grouping



# **Design Procedure Suggestion**

#### **Voltage Loop Setting**

- a. Output filter pole and zero (Inductor, output capacitor value & ESR).
- b. Error amplifier compensation & sawtooth wave amplitude (compensation network).
- c. Kelvin sense for  $V_{\text{CORE}}$ .

#### **Current Loop Setting**

- a. GM amplifier S/H current (current sense component Ron, ISPx & ISNx pin external resistor value, keep ISPx current <  $60\mu$ A at full load condition for better load line linearity).
- b. Over-current protection trip point (Internal setting, keep ISPx current <  $100\mu A$  at OCP condition for precision issue).

#### **VRM Load Line Setting**

- a. Droop amplitude (ADJ pin resistor).
- b. No load offset (additional resistor in compensation network).
- c. DAC offset voltage setting (VOSS pin & compensation network resistor).

#### **Power Sequence & SS**

DVD pin external resistor and SS pin capacitor.

#### **PCB Layout**

- a. Kelvin sense for current sense GM amplifier input.
- b. Refer to layout guide for other item.

## **Design Example**

#### Given:

Apply for three phase converter

$$V_{IN} = 12V$$

$$V_{CORE} = 1.5V$$

$$I_{LOAD(MAX)} = 60A$$

V<sub>DROOP</sub> = 120mV at full load

OCP trip point set at 33A for each channel (S/H)

 $R_{DS(ON)}$  = 6m $\Omega$  of low side MOSFET at 27°C

$$L = 2\mu H$$

 $C_{OUT}$  = 9,000 $\mu$ F with 2m $\Omega$  ESR.

#### 1. Compensation Setting

a. Modulator Gain, Pole and Zero:

From the following formula:

Modulator Gain = 
$$\frac{V_{IN}}{V_{RAMP}} = \frac{12V}{1.9V \times \frac{3}{2}} = 4.2 \text{ (12.46dB)}$$

where V<sub>RAMP</sub>: ramp amplitude of sawtooth wave

LC Filter Pole = 
$$\frac{1}{2\pi \times \sqrt{LC}}$$
 = 1.2kHz and

$$ESR \ Zero = \frac{1}{2\pi x ESR x Cout} = 8.8kHz$$

#### b. EA Compensation Network:

Select R1 =  $2.4k\Omega$ , R2 =  $24k\Omega$ , C1 = 6.6nF, C2 = 33pF and use the type 2 compensation scheme shown in Figure 5.




Figure 5.

From the following formulas:

$$F_{Z} = \frac{1}{2\pi \times R_{2} \times C_{1}}, F_{P} = \frac{1}{2\pi \times R_{2} \times \left(\frac{C_{1} \times C_{2}}{C_{1} + C_{2}}\right)}$$
Middle Band Gain =  $\frac{R_{2}}{R_{1}}$ 

By calculation, the  $F_Z$  = 1kHz,  $F_P$  = 200kHz and Middle Band Gain is 10 (i.e 20dB).

The asymptotic bode plot of EA compensation and PWM loop gain is shown as Figure 6.

#### **Asymptotic Bode Plot of PWM Loop Gain**




Figure 6.

#### 2. Droop & DAC Offset Setting

For each channel the load current is 60A / 3 = 20A and the ripple current,  $\Delta I_L$ , is given as :

5us 
$$x \frac{1.5V}{2uH} x \left( 1 - \frac{1.5V}{12V} \right) = 3.28A$$

The load current,  $I_L$ , at S/H is  $20A - \frac{\Delta I_L}{2} = 18.36A$ .

Using the following formula to select the appropriate  $I_{X\,(MAX)}$  for the S/H of GM amplifier :

$$I_{X \text{ (MAX)}} = \frac{R_{DS(ON)} \times 18.36A}{R_{SP}}$$

The suggested  $I_{X}$  is in the order of 50 to  $60\mu A,\,select$ 

 $R_{SP}$  =  $R_{SN}$  =  $2k\Omega$ , then  $I_{X\,(MAX)}$  will be  $55\mu A$ .

 $V_{DROOP}$  = 120mV =  $55\mu A \times 2 \times 3$  (phase no.)  $\times$ 

 $R_{ADJ}$ , therefore  $R_{ADJ}$  will be 360 $\Omega$ .

The  $R_{DS(ON)}$  of MOSFET varies with temperature rise. When the low side MOSFET working at 70°C and 5000ppm/°C temperature coefficient of  $R_{DS(ON)}$ , the  $R_{DS(ON)}$  at 70°C is given as :

 $6m\Omega \times \{\text{1+ } (\text{70°C} - \text{27°C}) \times \text{5000ppm/°C}\} = 7.3m\Omega.$ 

R<sub>ADJ</sub> at 70°C is given as:

 $R_{ADJ 27^{\circ}C} \times (R_{DS(ON) 27^{\circ}C} / R_{DS(ON) 70^{\circ}C}) = 296\Omega$ 

#### 3. Over-Current Protection Setting

OCP trip point is internally set at around 100 $\mu$ A of I<sub>X</sub> for each channel. As above-selected R<sub>SP</sub> = R<sub>SN</sub> = 2k $\Omega$ , the OCP trip point is found using :

$$I_{X(OCP)} = \frac{R_{DS(ON)} \times I_{L(TRIP)}}{R_{SP}} = \frac{6m\Omega \times 33A}{2K\Omega} = 100 \,\mu\text{A}$$

#### 4. Soft-Start Capacitor Selection

 $C_{SS} = 0.1 \mu F$  is the suitable value for most application.



### **Layout Guide**

Place the high-power switching components first, and separate them from sensitive nodes.

1. Most critical path: the current sense circuit is the most sensitive part of the converter. The current sense resistors tied to ISP1,2,3,4 and ISN1,2,3,4 should be located not more than 0.5 inch from the IC and away from the noise switching nodes. The PCB trace of sense nodes should be parallel and as short as possible. Kelvin connection of the sense component (additional sense resistor or MOSFET R<sub>DS(ON)</sub>) ensures the accurate stable current sensing.

# Keep well Kelvin sense to ensure the stable operation!

- 2. Switching ripple current path:
  - a. Input capacitor to high side MOSFET.
  - b. Low side MOSFET to output capacitor.
  - c. The return path of input and output capacitor.
  - d. Separate the power and signal GND.
  - e. The switching nodes (the connection node of high/low side MOSFET and inductor) is the most noisy points. Keep them away from sensitive small-signal node.
  - f. Reduce parasitic R, L by minimum length, enough copper thickness and avoiding of via.
- 3. MOSFET driver should be closed to MOSFET.
- 4. The compensation, bypass and other function setting components should be near the IC and away from the noisy power path.




Figure 7. Power Stage Ripple Current Path





Figure 8. Layout Consideration



# **Outline Dimension**



Comple el	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min Max		Min	Max		
Α	20.320	20.726	0.800	0.816		
В	7.391	7.595	0.291	0.299		
С	2.362	2.642	0.093	0.104		
D	0.330	0.508	0.013	0.020		
F	1.27		0.0	)50		
Н	0.229	0.330	0.009	0.013		
I	0.102	0.305	0.004	0.012		
J	10.008	10.643	0.394	0.419		
М	0.381	1.270	0.015	0.050		

32-Lead SOP Plastic Package

#### **Richtek Technology Corporation**

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

#### **Richtek Technology Corporation**

Taipei Office (Marketing)

8F, No. 137, Lane 235, Paochiao Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)89191466 Fax: (8862)89191465

Email: marketing@richtek.com